The Ultra-Fast X-ray Imager (UXI) program is an ongoing effort at Sandia National Laboratories to create high speed, multi-frame, time gated Read Out Integrated Circuits (ROICs), and a corresponding suite of photodetectors to image a wide variety of High Energy Density (HED) physics experiments on both Sandia's Z-Machine and the National Ignition Facility (NIF). The program is currently fielding a 1024 x 448 prototype camera with 25 μm pixel spatial resolution, 2 frames of in-pixel storage and the possibility of exchanging spatial resolution to achieve 4 or 8 frames of storage. The camera's minimum integration time is 2 ns. Minimum signal target is 1500 e-rms and full well is 1.5 million e-. The design and initial characterization results will be presented as well as a description of future imagers.
INTRODUCTION
Most existing X-ray diagnostic capabilities for time gated X-ray imaging and spectroscopy in the 0.1-10 ns time scale in High Energy Density (HED) physics relies on gated Micro-Channel Plate (MCP) detectors. MCP detectors suffer from small to moderate dynamic range, difficulty in calibration and can only capture a single image frame along each line of site. Hybrid CMOS (hCMOS) imagers present the potential to overcome many of the existing MCP limitations. The high pressures and corresponding fast plasma evolution in HED physics experiments require very fast shutters and multiple frames of data to build a time-sequence data set of the experiment. This extreme operating speed drives designers towards burst mode style imagers [1] , where multiple frames of data are captured and stored in-pixel at high speed and then read out post experiment on a much slower time scale. Trade-offs for burst mode imagers exist between pixel size, number of frames, dynamic range and array size; therefore, application often dictates which design element is prioritized. Previous papers have reported 10 frames of capture at 50 ns integration time and 250 ns inter-frame time [2] while Etoh et al. [3] provides a good summary of various efforts to drive towards 1 ns integration time. However, most efforts focus on visible wavelengths of light rather than X-rays as the illumination source.
The Ultra-Fast X-ray Imager (UXI) program is working towards the eventual goal of capturing multiple 1 ns X-ray images for HED physics experiments. The UXI team has developed and tested the "Furi" ROIC which is the program's first full size prototype ROIC developed to take 2, 2 ns X-ray images with high, 25 μm, spatial resolution. Furi will allow experimenters to double the number of X-ray backlighting images that can be recorded on each experiment on Sandia's Z-machine [4] . Furi is the first full sized ROIC fabricated for a planned suite of time-gated, multi-frame, burst mode, high speed imagers. The ROIC has been tested electrically and the results are presented below. 
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FURI ARCHITECTURE
The high electron-hole pair (ehp) yield of the targeted 6 keV X-ray energy photons in a silicon photodetector is ~1600 e -per photon. This requires full well capacity greater than 1.6 million e -to achieve reasonable dynamic range (1000:1), however this also relaxes requirements on low noise performance to achieve single photon (6 keV) sensitivity. Many experiments cast small feature sizes on the imager requiring fine spatial resolution while alignment issues or magnification limitations on the large HED experiments can also dictate a need for large detector areas. Fast time gating and multiple frames of data are also necessary. Figure 1 is a simplified block diagram of the Furi architecture. It consists of a 1024 x 448 pixel array of 25 μm pixels with two frames of in-situ pixel storage, the associated readout decode circuitry, parallel output analog buffering for pixel data read off and high-speed timing generation and distribution blocks. Analog-to-digital conversion is accomplished using commercial, off-chip ADCs. The high speed shutter generation and distribution are critical components to the fast operation of the ROIC. The Furi ROIC was built in the Sandia National Laboratories' CMOS7 0.35 μm radiation hardened SOI foundry process and packaged on a custom PCB package (Figure 2 ). Timing diagnostics are brought off chip to validate high speed operation. 
High Speed Timing Generator (HSTGen)
High speed operation necessitates the generation of fast shutter pulses. Furi utilizes a digital high speed timing generator concept consisting of a low jitter, fast start up, on-chip oscillator to create a stable operating frequency. This drives a digitally programmable, arbitrary pulse generator to create the 2 shutter pulses and a corresponding pixel reset pulse. This concept provides flexibility to the experimenter in configuring various shutter integration times tailored to a specific experiment, as well as scalability to a greater number of frames for future iterations of imagers. Figure 3 shows the on-chip voltage controlled relaxation oscillator [5] operating at 500 MHz and 50% duty cycle to generate a stable clock. Relaxation oscillators have controlled start-up characteristics and achieve stable operation within a few cycles. This concept allows for an asynchronous external trigger to initiate the image capture event with low jitter at the expense of a small startup latency.
Oscillator
The nEN signal functions as the asynchronous external trigger input. When nEN is a logic 1, current is shunted to ground, thereby disabling the oscillator. When nEN is a logic 0, the oscillator begins to operate. The nbias transistor is biased with an analog bias voltage and is introduced to keep the icc node from being pulled completely to ground. This nbias keeps the icc node pre-charged while shunting enough current to prevent oscillation. Precharging the icc node reduces startup time in the oscillator. 
Pattern Generator/Non-Overlap Generator
Prior to the experiment, the ROIC is programmed with a shutter pattern at slow speed as part of the ROIC configuration and setup. This pattern sets the duration of each shutter and the corresponding inter-frame time. The pattern register utilizes custom, dual edge D flip flops which act as a frequency doubler to produce shutter pulses as small as 1 ns with a 500 MHz clock. This configurable pattern generator provides the ability to create non-uniform pulses for each frame, therefore the user is not locked to the oscillator frequency. Rather, one half the oscillator period serves as one unit of digital programmability. The user can choose a programmable shutter pattern such as a 1 ns shutter and 1 ns inter-frame time, or 2 ns shutters with 8 ns inter-frame time. This pattern is not infinitely variable, but can accommodate any desired pattern that fits within 20 units of time, with more limited adjustability out to 40 units of time. These arbitrary shutter pulses then pass through a non-overlap generator to create a non-overlap reset pulse that corresponds to the user selected shutters and inter frame time ( Figure 4 ). 
High Speed Timing Distribution
The pixel array high speed shutter signals generated in the HSTGen block are distributed in a row-wise manner with a timing signal per shutter and a single, complementary, non-overlap reset signal. This requires a total of 3 signals per row to be replicated 1024 times in the vertical direction and to be distributed with low row-to-row timing error across a large die area (25.6 mm x 11.2 mm).
Replication Tree (RepTree)
The timing signals are distributed to identical binary clock trees on either side of the pixel array through a series of buffers. A hemispheric timing distribution methodology was chosen to reduce the RC load driven by a single row buffer by half ( Figure 5 ). 
2.2.2-Row Buffer (RowBuff)
Once the high speed shutter signals have been replicated for each row, they must go through a cascading gain stage to drive the large 224-pixel RC load (Figure 6 ). The row driver load is comprised of 224 transistor (shutter) gate capacitances and the RC of the metal interconnect. This distributed RC load acts as a low pass filter which degrades the quality of the shutter pulses as it propagates from the outermost column of the array to the innermost column. The expected temporal skew across a row due to this load was simulated using parasitic extraction tools to be ≈1 ps/pixel. Figure 6 . Block diagram of row buffer gain stages. Figure 7 shows the unit pixel which contains 2 frames of in-situ storage using a total of 4, 125 fF stacked MetalInsulator-Metal capacitors for a total of 250 fF full well capacity per frame. The pixel was designed for 1.2 V signal swing which equates to ~1.88 million e -. ADC readout resolution (LSB) is 1 mV which corresponds to 1600 e -or a single 6 keV photon. This will yield >60dB dynamic range (1000:1). Each frame has an independent readout sourcefollower that is multiplexed to a common column line controlled, via frame-specific row enable signals. 
2.3-Multi-Frame Pixel (Pixel)

Readout Decode and Buffering
The pixel array readout is performed in a manner standard to many imagers. This is comprised of a random access frame/row decoder, column-wise current sources to bias the in-pixel source-followers and a 14-channel parallel analog output buffer stage that multiplexes 14 banks of 32 columns each to a single output buffer (Figure 8 ). The analog buffers drive off-chip ADCs. Random access allows for faster readout of the array for a given Region Of Interest (ROI). Readout circuitry is clocked at 500 kHz so that two frames of an entire array of pixel data takes 131 ms to digitize. 
Timing Diagnostics
Edge detect circuits built out of SR latches allow off-chip monitoring of the high speed timing signals from the HSTGen block as well as the left and right hemisphere row buffers. This allows the user to verify the delay through the ROIC timing path, to verify that the ROIC was triggered as expected, and validate the programmed integration time and interframe time. Both rising and falling edges for both frame shutter pulses are brought to IO pads for monitoring. Utilizing timing edges simplifies driving high speed clock signals off chip and eliminates the need for custom high speed I/O cells. Figure 9 indicates the physical locations of the high speed timing distribution monitors. 
PROTOTYPE ROIC TEST RESULTS
Figure 10 is a plot of measured data for a DC voltage forced onto the pixel input and read out through the full read chain for both frames across the first 10 rows. Read out path gain was measured to be 0.98 V/V across a linear operating region of 2.4 volts from 3.3 V to 0.9 V. High speed testing of the pixel shutter will be performed optically upon hybridization. Figure 12 is an electrical flat field image for both frames (frame 0 on left, frame 1 on right) constructed after removal of analog output buffer and column current source mismatch. Figure 13 is a corresponding histogram for both frames of data (frame 0 left, frame 1 right) with output driver and column offsets removed, showing mismatch due to the sourcefollower only. This value was measured to be 7.3 mV. Figure 15 (left side) shows the delay from an external trigger being applied to the ROIC to the high speed shutter pulses being delivered to the periphery of the pixel array. In this test, HSTGen is configured for 10 ns integration time and 10 ns inter-frame time. Note there is 34 ns delay from the external trigger to the HSTGen output and the expected 20 ns delay between rising edges of frame 0 to frame 1 when configured for 10 ns shutter and 10 ns inter-frame time. Fig. 15 (right side) is a measurement of the total ROIC latency from when the external trigger is applied to the shutters arriving at the first column in the pixel array. This was measured to be 82.13 ns. Figure 16 is the output of the frame 0 rising edge detect and frame 0 falling edge detect with the ROIC configured for 2 ns shutter time and 2 ns inter-frame time. It is a measurement of the shutter pulse width which yields the expected 2 ns. There is an error in the timing between hemispheres of 800-900 ps. Careful analysis has verified that the physical interconnect is well matched and simulations indicate no timing difference due to interconnect mismatch. However, the circuitry for left and right timing paths was mirrored for ease of layout. This mirroring inadvertently introduced a likely source of mismatch between sources and drains of the devices in the two separate timing paths. These sensitivities are due to mask shifts that occur during the wafer fabrication photolithography process. Reducing the number of distribution stages by increasing the distance between stages and not mirroring but rather tiling the devices is expected to reduce the hemispheric error for future iterations.
FAST TURN ROIC "HIPPOGRIFF" MODIFICATIONS FROM FURI
A follow on ROIC named "Hippogriff" has been designed and fabricated. It leveraged a majority of the Furi architecture; however additional circuitry was introduced in the timing distribution signal path to enable a configurable interlacing feature where the user can trade a row of spatial resolution for an additional 2 frames, limited to a maximum of 4 rows (8 frames). Hence, 2, 4, 6, or 8 frames of data are achievable at the expense of reducing vertical resolution from 1024 to 512, 341, or 256 pixel rows. In addition, the number of distribution stages in the High Speed Timing distribution path through the RepTree has been reduced to improve the Left/Right hemispheric skew. Hippogriff has been packaged in a custom PCB package. This new package is designed for a much smaller form factor of 30 mm x 19 mm to allow the camera to be fielded in a more diverse group of experiments where space can be a significant constraint.
A complete summary of the testing and characterization of the Hippogriff ROIC will be reported in an upcoming paper.
CONCLUSION
A 1024 x 448 pixel, 25 μm spatial resolution, 2 frame per pixel ROIC has been built and electrically characterized. 2 ns timing pulses have been generated on chip with high precision and repeatability (15ps rms frame-to-frame jitter). DC electrical signals have been forced onto the pixel array and a source-follower rms FPN of 7.3 mV was measured following FPN removal of column current source and analog output buffer offsets. The Furi ROIC has been hybridized to a fast photodetector to yield an ultra-fast, multi-frame hCMOS imager. Full camera system performance results are pending.
A follow on ROIC (Hippogriff), which trades spatial resolution for additional frames, has been introduced as well. A complete test and analysis summary of Hippogriff will be discussed in a follow on paper.
